Stack-type semiconductor package

ABSTRACT

According to example embodiments, a stack-type semiconductor package includes a lower semiconductor package, an upper semiconductor package, connection pads, and a metal layer pattern. The lower semiconductor package includes a lower semiconductor chip on a top surface of a lower package substrate, lower lands on the lower package substrate, and an encapsulant on the top surface of the lower package substrate. The encapsulant defines via holes that expose the lower lands. The upper semiconductor package is on the encapsulant. Upper solder balls are connected to a bottom surface of the upper semiconductor package. The connection pads are on the via holes and the encapsulant. The connection pads electrically connect the lower semiconductor package to the upper semiconductor package. The metal layer pattern is between the lower package substrate and the upper semiconductor package. The metal layer pattern surrounds the connection pads and is isolated from the connection pads.

CROSS-REFERENCE TO RELATED APPLICATION

This application claims priority under 35 U.S.C. §119 to Korean PatentApplication No. 10-2013-0115475, filed on Sep. 27, 2013, the disclosureof which is hereby incorporated by reference in its entirety.

BACKGROUND

1. Field

Example embodiments of inventive concepts relate to a stack-typesemiconductor package, a method of fabricating the stack-typesemiconductor package, a semiconductor module, an electronic circuitboard, and/or an electronic system including the stack-typesemiconductor package.

2. Description of Related Art

To improve the integration density of semiconductor devices anddownscale electronic circuit systems, a package stack structure has beenproposed.

SUMMARY

Example embodiments of inventive concepts relate to a stack-typesemiconductor package capable of embodying a fine ball pitch.

Example embodiments of inventive concepts relate to a stack-typesemiconductor package having high reliability.

In accordance with example embodiments of inventive concepts, astack-type semiconductor package includes a lower semiconductor package,an upper semiconductor package, connection pads electrically connectingthe lower semiconductor package and the upper semiconductor package, anda metal layer pattern. The lower semiconductor package includes a lowerpackage substrate, a lower semiconductor chip on a top surface of thelower package substrate, lower solder balls on the top surface of thelower package substrate in a vicinity of the lower semiconductor chip,and an encapsulant on the top surface of the lower package substrate.The encapsulant defines via holes that expose the lower solder balls.The upper semiconductor package is on the encapsulant. The uppersemiconductor package includes upper solder balls connected to a bottomsurface of the upper semiconductor package. The connection pads are onthe via holes and the encapsulant. The connection pads electricallyconnect the lower semiconductor package to the upper semiconductorpackage. The metal layer pattern is between the lower package substrateand the upper semiconductor package. The metal layer pattern surroundsthe connection pads and is isolated from the connection pads.

In example embodiments, a same metal layer may define the metal layerpattern and the connection pads.

In example embodiments, the connection pads may be electricallyconnected to the lower solder balls through the via holes, and theconnection pads may be electrically connected to the upper solder ballson the encapsulant.

In example embodiments, each one of the connection pads may conformallycover both sidewalls of a corresponding one of the via holes, exposedsurfaces of a corresponding one of the lower solder balls, and theencapsulant.

In example embodiments, each one of the connection pads may fill acorresponding one of the via holes.

In example embodiments, in a plan view, each of the connection pads hasan area covering a corresponding one of the lower solder balls and acorresponding one of the upper solder balls.

In example embodiments, the stack-type semiconductor package may furtherinclude redistribution patterns electrically connected to the uppersolder balls and the connection pads. The redistribution patterns andthe connection pads may be defined from a same metal layer.

In example embodiments, the redistribution patterns may be on a topsurface of the lower semiconductor chip.

In example embodiments, the upper solder balls may be on the lowersemiconductor chip.

In accordance with example embodiments of inventive concepts, astack-type semiconductor package includes a lower semiconductor package,an upper semiconductor package, connection pads, and a metal layerpattern. The lower semiconductor package includes a lower packagesubstrate, lower lands on the lower package substrate, a lowersemiconductor chip on a top surface of the lower package substrate, andan encapsulant on the top surface of the lower package substrate. Theencapsulant defines via holes that expose the lower lands. The uppersemiconductor package is on the encapsulant and includes upper solderballs connected to a bottom surface of the upper semiconductor package.The connection pads are on the via holes and the encapsulant. Theconnection pads electrically connect the lower semiconductor package tothe upper semiconductor package. The metal layer pattern is between thelower package substrate and the upper semiconductor package. The metallayer pattern surrounds the connection pads and is isolated from theconnection pads.

In example embodiments, the connection pads may be electricallyconnected to the lower lands through the via holes, and the connectionpads may be electrically connected to the upper solder balls on theencapsulant.

In example embodiments, a same metal layer may define the metal layerpattern and the connection pads.

In example embodiments, in a plan view, each of the connection pads mayhave an area covering an exposed surface of a corresponding one of thelower lands and a corresponding one of the upper solder balls.

In example embodiments, the stack-type semiconductor package may furtherinclude redistribution patterns. The redistribution patterns mayelectrically connect the upper solder balls to the connection pads. Asame metal layer may define the redistribution patterns and theconnection pads.

In example embodiments, the redistribution patterns may be on a topsurface of the lower semiconductor chip, and the upper solder balls maybe on the lower semiconductor chip.

According to example embodiments, a stack-type semiconductor package mayinclude a lower package substrate, lower lands on the lower packagesubstrate and surrounding a portion of the substrate, a lowersemiconductor chip on the portion of the lower package substrate, anencapsulant on the lower package substrate, a metal layer pattern on theencapsulant and over at least part of the portion of the lower packagesubstrate, and upper package substrate on the lower package substrate,and connection pads electrically isolated from the metal layer pattern.The encapsulant surrounds the lower semiconductor chip and defines viaholes that expose the lower land. The upper semiconductor packageincludes upper solder balls connected to a bottom surface of the uppersemiconductor package. The connection pads are electrically connectedthrough the via holes to the lower lands, respectively, and theconnection pads are electrically connected to the upper solder balls,respectively.

In example embodiments, lower solder balls may be in the via holesbetween the connection pads and the lower lands. Each one of the uppersolder balls may be electrically connected to a corresponding one of thelower lands through a corresponding one of the connection pads and acorresponding one of the lower solder balls.

In example embodiments, a metal redistribution pattern may be on thelower semiconductor chip. The upper solder balls may be on the metalredistribution pattern and electrically connected to the metalredistribution pattern. The metal redistribution may be surrounded bythe metal layer pattern and electrically isolated from the metal layerpattern. The metal redistribution pattern may electric connected eachone of the upper solder balls to a corresponding one of the connectionpads.

In example embodiments, each one of the connection pads may be directlyconnected to a corresponding one of the lower lands.

In example embodiments, a same metal layer on a top surface of theencapsulant may define the metal layer pattern and the connection pads.

BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing and other features and advantages of inventive conceptswill be apparent from the more particular description of non-limitingembodiments of inventive concepts, as illustrated in the accompanyingdrawings in which like reference characters refer to the same partsthroughout the different views. The drawings are not necessarily toscale, emphasis instead being placed upon illustrating the principles ofinventive concepts. In the drawings:

FIG. 1 is a cross-sectional view of a stack-type semiconductor packageaccording to example embodiments of inventive concepts;

FIG. 2 is a plan view of a lower package substrate of FIG. 1;

FIG. 3 is an enlarged view of portion A of FIG. 2;

FIG. 4 is a cross-sectional view of a stack-type semiconductor packageaccording to example embodiments of inventive concepts;

FIG. 5 is a plan view of a lower package substrate of FIG. 4;

FIG. 6 is a cross-sectional view of a stack-type semiconductor packageaccording to example embodiments of inventive concepts;

FIG. 7 is a plan view of a portion of a lower package substrate of FIG.6;

FIG. 8 is a cross-sectional view of a stack-type semiconductor packageaccording to example embodiments of inventive concepts;

FIG. 9 is a cross-sectional view of a stack-type semiconductor packageaccording to example embodiments of inventive concepts;

FIG. 10 is a plan view of a portion of a lower package substrate of FIG.9;

FIG. 11 is a cross-sectional view of a stack-type semiconductor packageaccording to example embodiments of inventive concepts;

FIG. 12 is a cross-sectional view of a stack-type semiconductor packageaccording to example embodiments of inventive concepts;

FIG. 13 is a plan view of a portion of a lower package substrate of FIG.12;

FIG. 14 is a cross-sectional view of a stack-type semiconductor packageaccording to example embodiments of inventive concepts;

FIGS. 15A through 19B are cross-sectional views and plan viewsillustrating a method of fabricating a stack-type semiconductor packageaccording to example embodiments of inventive concepts;

FIGS. 20A and 20B are cross-sectional views illustrating a method offabricating a stack-type semiconductor package according to exampleembodiments of inventive concepts;

FIG. 21 is a cross-sectional view illustrating a method of fabricating astack-type semiconductor package according to example embodiments ofinventive concepts;

FIG. 22 is a cross-sectional view illustrating a method of fabricating astack-type semiconductor package according to example embodiments ofinventive concepts;

FIGS. 23A through 23C are cross-sectional views illustrating a method offabricating a stack-type semiconductor package according to exampleembodiments of inventive concepts;

FIGS. 24A and 24B are cross-sectional views illustrating a method offabricating a stack-type semiconductor package according to exampleembodiments of inventive concepts;

FIG. 25 is a cross-sectional view illustrating a method of fabricating astack-type semiconductor package according to example embodiments ofinventive concepts;

FIG. 26 is a cross-sectional view illustrating a method of fabricating astack-type semiconductor package according to example embodiments ofinventive concepts;

FIG. 27 is a cross-sectional view of a stack-type semiconductor packageaccording to example embodiments of inventive concepts;

FIG. 28 is a cross-sectional view of a stack-type semiconductor packageaccording to example embodiments of inventive concepts;

FIG. 29 is a schematic diagram of a semiconductor module having astack-type semiconductor package according to example embodiments ofinventive concepts;

FIG. 30 is a schematic block diagram of an electronic circuit boardincluding a stack-type semiconductor package according to exampleembodiments of inventive concepts; and

FIG. 31 is a schematic block diagram of an electronic system including asemiconductor module having a stack-type semiconductor package accordingto example embodiments of inventive concepts.

DETAILED DESCRIPTION OF EXAMPLE EMBODIMENTS

Example embodiments will now be described more fully with reference tothe accompanying drawings, in which some example embodiments are shown.Example embodiments, may, however, be embodied in many different formsand should not be construed as being limited to the embodiments setforth herein; rather, these example embodiments are provided so thatthis disclosure will be thorough and complete, and will fully convey thescope of example embodiments of inventive concepts to those of ordinaryskill in the art. In the drawings, the thicknesses of layers and regionsare exaggerated for clarity. Like reference numerals in the drawingsdenote like elements, and thus their description may be omitted.

It will be understood that when an element is referred to as being“connected” or “coupled” to another element, it can be directlyconnected or coupled to the other element or intervening elements may bepresent. In contrast, when an element is referred to as being “directlyconnected” or “directly coupled” to another element, there are nointervening elements present. As used herein the term “and/or” includesany and all combinations of one or more of the associated listed items.Other words used to describe the relationship between elements or layersshould be interpreted in a like fashion (e.g., “between” versus“directly between,” “adjacent” versus “directly adjacent,” “on” versus“directly on”).

The terminology used herein is for the purpose of describing particularembodiments only and is not intended to be limiting of exampleembodiments of inventive concepts. As used herein, the singular forms“a”, “an” and “the” are intended to include the plural forms as well,unless the context clearly indicates otherwise. It will be furtherunderstood that the terms “comprises” and/or “comprising,”, when usedherein, specify the presence of stated features, integers, steps,operations, elements, and/or components, but do not preclude thepresence or addition of one or more other features, integers, steps,operations, elements, components, and/or groups thereof.

Spatially relative terms, such as “top end”, “bottom end”, “topsurface”, “bottom surface”, “upper”, and “lower” and the like, may beused herein for ease of description to describe one element or feature'srelationship to another element(s) or feature(s) as illustrated in thefigures. It will be understood that the spatially relative terms areintended to encompass different orientations of the device in use oroperation in addition to the orientation depicted in the figures. Forexample, if the device in the figures is turned over, elements describedas “below” or “beneath” other elements or features would then beoriented “above” the other elements or features. Thus, the exemplaryterm “below” can encompass both an orientation of above and below. Thedevice may be otherwise oriented (rotated 90 degrees or at otherorientations) and the spatially relative descriptors used hereininterpreted accordingly.

Example embodiments are described herein with reference tocross-sectional illustrations that are schematic illustrations ofidealized embodiments (and intermediate structures) of exampleembodiments. As such, variations from the shapes of the illustrations asa result, for example, of manufacturing techniques and/or tolerances,are to be expected. Thus, example embodiments should not be construed aslimited to the particular shapes of regions illustrated herein but areto include deviations in shapes that result, for example, frommanufacturing. For example, an implanted region illustrated as arectangle may have rounded or curved features and/or a gradient ofimplant concentration at its edges rather than a binary change fromimplanted to non-implanted region. Likewise, a buried region formed byimplantation may result in some implantation in the region between theburied region and the surface through which the implantation takesplace. Thus, the regions illustrated in the figures are schematic innature and their shapes are not intended to illustrate the actual shapeof a region of a device and are not intended to limit the scope ofexample embodiments.

It will be understood that, although the terms first, second, etc. maybe used herein to describe various elements, components, regions, layersand/or sections, these elements, components, regions, layers and/orsections should not be limited by these terms. These terms are only usedto distinguish one element from another. Thus, a first element,component, region, layer or section discussed below could be termed asecond element, component, region, layer or section without departingfrom the teachings of example embodiments.

Unless otherwise defined, all terms (including technical and scientificterms) used herein have the same meaning as commonly understood by oneof ordinary skill in the art to which example embodiments belong. Itwill be further understood that terms, such as those defined incommonly-used dictionaries, should be interpreted as having a meaningthat is consistent with their meaning in the context of the relevant artand will not be interpreted in an idealized or overly formal senseunless expressly so defined herein.

Although corresponding plan views and/or perspective views of somecross-sectional view(s) may not be shown, the cross-sectional view(s) ofdevice structures illustrated herein provide support for a plurality ofdevice structures that extend along two different directions as would beillustrated in a plan view, and/or in three different directions aswould be illustrated in a perspective view. The two different directionsmay or may not be orthogonal to each other. The three differentdirections may include a third direction that may be orthogonal to thetwo different directions. The plurality of device structures may beintegrated in a same electronic device. For example, when a devicestructure (e.g., a memory cell structure or a transistor structure) isillustrated in a cross-sectional view, an electronic device may includea plurality of the device structures (e.g., memory cell structures ortransistor structures), as would be illustrated by a plan view of theelectronic device. The plurality of device structures may be arranged inan array and/or in a two-dimensional pattern.

FIG. 1 is a cross-sectional view of a stack-type semiconductor package500 a according to example embodiments of inventive concepts, FIG. 2 isa plan view of a lower package substrate of FIG. 1, and FIG. 3 is anenlarged view of portion A of FIG. 2.

Referring to FIGS. 1, 2, and 3, the stack-type semiconductor package 500a according to example embodiments of inventive concepts may include alower semiconductor package 100 a and an upper semiconductor package 200a.

The stack-type semiconductor package 500 a may have a package-on-package(POP) structure in which the upper semiconductor package 200 a isstacked on the lower semiconductor package 100 a. The lowersemiconductor package 100 a and the upper semiconductor package 200 amay be packages, each of which has finished a packaging process and anelectrical test.

The lower semiconductor package 100 a may include a lower packagesubstrate 105 and a lower semiconductor chip 110 mounted on the lowerpackage substrate 105.

The lower package substrate 105 may be a substrate on which a pluralityof lower lines are formed. The lower package substrate 105 may include arigid printed circuit board (rigid PCB), a flexible PCB, or arigid-flexible PCB. A rigid-flexible PCB may include a rigid area and aflexible area, and the flexible area may be connected to the rigid area.A rigid-flexible PCB may be used in electronic devices such as notebookcomputers, PDAs, and wearable devices, but example embodiments are notlimited thereto. The lower package substrate 105 may include a lowercore layer 102 and lower solder resist layers 104 a and 104 b. Theplurality of lower lines may be formed in the lower core layer 102constituting the lower package substrate 105. A ground voltage and apower supply voltage may be applied to the plurality of lower lines.

First lower lands 106 may be formed on a top surface 105 a of the lowerpackage substrate 105 and electrically insulated from one another by thefirst lower solder resist layer 104 a. Second lower lands 108 may beformed on a bottom surface 105 b of the lower package substrate 105 andelectrically insulated from one another by the second lower solderresist layer 104 b. The first lower lands 106 may be electricallyconnected to the second lower lands 108 by the lower lines. The firstand second lower lands 106 and 108 may each include at least one metalsuch as copper (Cu), nickel (Ni), gold (Au), and combinations thereof,or a solder material. A material of the first lower lands 106 may be thesame as or different than a material of the second lower lands 108.

External connection members 114 may be formed on the second lower lands108 to electrically connect the stack-type semiconductor package 500 toa semiconductor module board or a system board. The external connectionmembers 114 may include a solder material, such as solder balls, solderbumps, or a solder paste, or include a spherical metal, a mesa-shapedmetal, or a pin-shaped metal. The external connection members 114 may bearranged as a grid type to embody a ball grid array (BGA) package.

The lower semiconductor chip 110 may include a logic device, such as amicroprocessor (MP), a microcontroller (MC), or an application processor(AP). The lower semiconductor chip 110 may be a system-on chip (SOC) inwhich different kinds of semiconductor devices are disposed in a singlesemiconductor chip.

The lower semiconductor chip 110 may be connected to the lower packagesubstrate 105 using a flip-chip technique. For example, the lowersemiconductor chip 110 may be a flip-chip package (FCP) in which anactive surface 110 a including chip pads is disposed opposite the topsurface 105 a of the lower package substrate 105, and directly connectedonto the lower package substrate 105 using conductive chip bumps 112adhered to the chip pads. The chip pads formed on the active region 110a of the lower semiconductor chip 110 may be electrically connected tothe first lower lands 106 by the chip bumps 112 and the lower lines. Thechip bumps 112 may include a solder material or at least one metal, suchas gold (Au), silver (Ag), platinum (Pt), aluminum (Al), copper (Cu), ornickel (Ni) and combinations thereof. When each of the chip bumps 112 isa solder bump, each of the chip bumps 112 may maintain a ball shape dueto a surface tension effect. In comparison, when each of the chip bumps112 is a metal bump, each of the chip bumps 112 may be formed as a mesatype.

The lower semiconductor package 100 a may include lower solder balls 115formed on the first lower lands 106 of the lower package substrate 105,and a lower encapsulant 116 formed on the entire surface of the lowerpackage substrate 105 and having via holes 118 exposing the lower solderballs 115.

The lower solder balls 115 may be formed in the same arrangement as thefirst lower lands 106. The lower solder balls 115 may be formed at alower level than top surfaces of the via holes 118.

The lower encapsulant 116 may be formed to surround the lowersemiconductor chip 110 and the chip bumps 112 to protect an electricalconnection between the lower semiconductor chip 110 and the lowerpackage substrate 105. Also, the lower encapsulant 116 may reduce stressapplied to the top surface 105 a of the lower package substrate 105. Atop surface 110 b disposed opposite to the active surface 110 a of thelower semiconductor chip 110 may not be covered with the lowerencapsulant 116. The lower encapsulant 116 may expose the top surface110 b of the lower semiconductor chip 110 and reduce the entire heightof the stack-type semiconductor package 500 a. The lower encapsulant 116may include an epoxy resin or an epoxy mold compound (EMC), but exampleembodiments are not limited thereto. When necessary, the lowerencapsulant 116 may be formed on the bottom surface 105 b of the lowerpackage substrate 105 and protect the second lower solder resist layer104 b and stably support the external connection members 114.

The upper semiconductor package 200 a may be vertically stacked on thelower semiconductor package 100 a and include an upper package substrate205 and at least one of upper semiconductor chips 210 and 212 mounted onthe upper package substrate 205. The upper semiconductor package 200 amay be a multi-chip package (MCP) in which a plurality of semiconductorchips are vertically stacked on each other. Alternatively, the uppersemiconductor package 200 a may have a structure in which a plurality ofsemiconductor chips are vertically stacked on a plurality ofsemiconductor chips disposed at a level.

The upper package substrate 205 may be a substrate including a pluralityof upper lines, which may include a rigid PCB, a flexible PCB, or arigid-flexible PCB. The upper package substrate 205 may include an uppercore layer 202 and upper solder resist layers 204 a and 204 b. Theplurality of upper lines may be formed in the upper core layer 202constituting the upper package substrate 205. A ground voltage and apower supply voltage may be applied to the plurality of upper lines.

First upper lands 206 may be formed on a top surface 205 a of the upperpackage substrate 205 and electrically insulated from one another by afirst upper solder resist layer 204 a. Second upper lands 208 may beformed on a bottom surface 205 b of the upper package substrate 205 andelectrically insulated from one another by a second upper solder resistlayer 204 b. The first upper lands 206 may be connected to the secondupper lands 208 a by the upper lines. The first and second upper lands206 and 208 may include a solder material or at least one metal, such ascopper, nickel, or gold and a combination thereof. Only one first upperland 206 at each end of the upper package substrate 205 is illustratedin FIG. 1 for brevity, but example embodiments are not limited thereto.Each end of the upper package substrate 205 may include a plurality offirst upper lands 206.

The upper semiconductor chips 210 and 212 may include memory devices.The upper semiconductor chips 210 and 212 may be connected to the upperpackage substrate 205 using a wire bonding technique or a flip-chiptechnique. For example, chips pads formed on active surfaces of theupper semiconductor chips 210 and 212 may be connected to the firstupper lands 206 of the upper package substrate 205 by wires 214.Although FIG. 1 illustrates that the upper semiconductor chips 210 and212 are connected to the upper package substrate 205 using a wirebonding technique, the upper semiconductor chips 210 and 212alternatively may be directly connected to the upper package substrate205 using a flip-chip technique.

The upper semiconductor package 200 a may further include an upperencapsulant 216, which may be formed on the entire surface of the upperpackage substrate 205 and protect the active surfaces of the uppersemiconductor chips 210 and 212 and the wires 214. The upper encapsulant214 may include an epoxy resin or an EMC, but example embodiments arenot limited thereto.

The lower semiconductor package 100 a of the stack-type semiconductorpackage 500 a according to example embodiments of inventive concepts mayinclude connection pads 120 a formed on the via holes 118 and the lowerencapsulant 116.

The connection pads 120 a may be conformally formed on both sidewalls ofthe via holes 118, exposed surfaces of the lower solder balls 115, andthe lower encapsulant 116. From a plan view of FIG. 3, each of theconnection pads 120 a may be formed to have an area covering the lowersolder ball 115 and an upper solder ball 220. Each of the connectionpads 120 a may be in direct contact with the lower solder ball 115 ofthe lower package substrate 105 through the via hole 115, and in directcontact with the upper solder ball 220 of the upper package substrate205 on the lower encapsulant 116. Thus, each of the connection pads 120a may serve as an electrical path between the lower semiconductorpackage 100 a and the upper semiconductor package 200 a. The uppersolder balls 220 may be laterally spaced apart from the lower solderballs 115 by a desired (and/or alternative predetermined) distance inconsideration of solder reflow during a solder joint process for bondingthe upper solder balls 220 with the connection pads 120 a.

Even if the size of the lower solder balls 115 is reduced to embody afine ball pitch, since the upper solder balls 220 are in direct contactwith the connection pads 120 a, the upper solder balls 220 may beelectrically connected to the lower solder balls 115 by the connectionpads 120 a. Accordingly, a stack-type semiconductor package having afine ball pitch of about 0.2 mm or less may be embodied.

The lower semiconductor package 100 a of the stack-type semiconductorpackage 500 a according to example embodiments of inventive concepts mayinclude a metal layer pattern 120 b formed on the entire surface of thelower package substrate 105.

The metal layer pattern 120 b may be formed in the same layer as theconnection pads 120 a, and isolated from the connection pads 120 a asshown in FIG. 3. The connection pads 120 a and the metal layer pattern120 b may include a metal layer 120 deposited on the entire surface ofthe lower package substrate 105. The metal layer 120 may include atleast one metal such as copper, nickel, aluminum, gold, silver, or analloy thereof.

Since the metal layer pattern 120 b functions as a heat sink configuredto externally effectively dissipate a large amount of heat generatedduring the driving of the lower semiconductor chip 110, the metal layerpattern 120 b may increase heat radiation efficiency of the stack-typesemiconductor package 500 a and limit (and/or prevent) operationalerrors due to overheating. Also, since the metal layer pattern 120 bfunctions as an electromagnetic interference (EMI) shield layer, thereliability and/or durability of the stack-type semiconductor package500 a may be improved.

Hereinafter, stack-type semiconductor packages according to exampleembodiments of inventive concepts will be described. Here, thedifferences compared to the semiconductor package according to exampleembodiments in FIGS. 1-3 will chiefly be described.

FIG. 4 is a cross-sectional view of a stack-type semiconductor package500 b according to example embodiments of inventive concepts, and FIG. 5is a plan view of a lower package substrate shown in FIG. 4.

Referring to FIGS. 4 and 5, the stack-type semiconductor package 500 baccording to example embodiments of inventive concepts may have the samestructure and effects as the stack-type semiconductor package 500 ashown in FIG. 1 except that connection pads 120 a are formed to fill viaholes 118.

From a plan view of FIG. 5, each of the connection pads 120 a may beformed to have an area covering the lower solder ball 115 and an uppersolder ball 220.

FIG. 6 is a cross-sectional view of a stack-type semiconductor package500 c according to example embodiments of inventive concepts, and FIG. 7is a plan view of a portion of a lower package substrate of FIG. 6.

Referring to FIGS. 6 and 7, the stack-type semiconductor package 500 caccording to example embodiments of inventive concepts may include alower semiconductor package 100 c and an upper semiconductor package 200c. The lower semiconductor package 100 c may include a lower packagesubstrate 105, a lower semiconductor chip 110 formed on a top surface105 a of the lower package substrate 105, lower solder balls 115 formedon the top surface 105 a of the lower package substrate 105 in thevicinity of the lower semiconductor chip 110, and a lower encapsulant116 formed on the top surface 105 a of the lower package substrate 105and having via holes 118 exposing the lower solder balls 115. The uppersemiconductor package 200 c may be disposed on the lower encapsulant 116and have upper solder balls 220 disposed on a bottom surface 205 b of anupper package substrate 205.

The stack-type semiconductor package 500 c may include connection pads120 a formed on the via holes 118 and the lower encapsulant 116 andconfigured to electrically connect the lower semiconductor package 100 cand the upper semiconductor package 200 c, and a metal layer pattern 120b formed on the entire surface of the lower package substrate 105 andisolated from the connection pads 120 a.

The stack-type semiconductor package 500 c may include redistributionpatterns 120 c formed in the same metal layer 120 as the connection pads120 a and configured to electrically connect the upper solder balls 220and the connection pads 120 a.

As shown in FIG. 7, each of the redistribution patterns 120 c may beconnected to the connection pad 120 a and serve to electrically extendthe connection pad 120 a along the redistribution pattern 120 c.

The redistribution patterns 120 c may be formed on a top surface 110 bof the lower semiconductor chip 110. In this case, the upper solderballs 220 may be disposed over the lower semiconductor chip 110, and bewidely disposed on a bottom surface 205 b of the upper package substrate205. Accordingly, a degree of freedom of design for the upper solderballs 220 may be increased.

FIG. 8 is a cross-sectional view of a stack-type semiconductor package500 d according to example embodiments of inventive concepts.

Referring to FIG. 8, the stack-type semiconductor package 500 daccording to example embodiments of inventive concepts may have the samestructure and effects as the stack-type semiconductor package 500 cshown in FIG. 6 except that connection pads 120 a are formed to fill viaholes 118.

FIG. 9 is a cross-sectional view of a stack-type semiconductor package500 e according to example embodiments of inventive concepts, and FIG.10 is a plan view of a portion of a lower package substrate of FIG. 9.

Referring to FIGS. 9 and 10, the stack-type semiconductor package 500 eaccording to example embodiments of inventive concepts may include alower semiconductor package 100 e and an upper semiconductor package 200e. The lower semiconductor package 100 e may include a lower packagesubstrate 105 having a top surface 105 a on which first lower lands 106are formed, a lower semiconductor chip 110 mounted on a top surface 105a of the lower package substrate 105, and a lower encapsulant 116 formedon the top surface 105 a of the lower package substrate 105 and havingvia holes 118 exposing the first lower lands 106. The uppersemiconductor package 200 e may be disposed on the lower encapsulant 116and have upper solder balls 220 disposed on a bottom surface 205 b of anupper package substrate 205. The stack-type semiconductor package 500 emay include connection pads 120 a formed on the via holes 118 and thelower encapsulant 116 and configured to electrically connect the lowersemiconductor package 100 e and the upper semiconductor package 200 eand a metal layer pattern 120 b formed on the entire surface of thelower package substrate 105.

The connection pads 120 a may be conformally formed on both sidewalls ofthe via holes 118, exposed surfaces of the first lower lands 106, andthe lower encapsulant 116. From a plan view of FIG. 10, each of theconnection pads 120 a may be formed to have an area covering an exposedregion of the first lower land 106 and the upper solder ball 220.

Each of the connection pads 120 a may be in direct contact with thefirst lower land 106 of the lower package substrate 105 through the viahole 115, and in direct contact with an upper solder ball 220 of theupper package substrate 205 on the lower encapsulant 116. Thus, each ofthe connection pads 120 a may serve as an electrical path between thelower semiconductor package 100 e and the upper semiconductor package200 e.

The metal layer pattern 120 b may be formed in the same layer as theconnection pads 120 a, and isolated from the connection pads 120 a asshown in FIG. 10. The metal layer pattern 120 b may function as both aheat sink and an EMI shield layer.

FIG. 11 is a cross-sectional view of a stack-type semiconductor package500 f according to example embodiments of inventive concepts.

Referring to FIG. 11, the stack-type semiconductor package 500 faccording to example embodiments of inventive concepts may have the samestructure and effects as the stack-type semiconductor package 500 eshown in FIG. 9 except that connection pads 120 a are formed to fill viaholes 118.

FIG. 12 is a cross-sectional view of a stack-type semiconductor packageaccording to example embodiments of inventive concepts. FIG. 13 is aplan view of a portion of a lower package substrate of FIG. 12.

Referring to FIGS. 12 and 13, the stack-type semiconductor package 500 gaccording to example embodiments of inventive concepts may include alower semiconductor package 100 g and an upper semiconductor package 200g. The lower semiconductor package 100 g may include a lower packagesubstrate 105 having a top surface 105 a on which first lower lands 106are formed, a lower semiconductor chip 110 mounted on a top surface 105a of the lower package substrate 105, and a lower encapsulant 116 formedon the top surface 105 a of the lower package substrate 105 and havingvia holes 118 exposing the first lower lands 106. The uppersemiconductor package 200 g may be disposed on the lower encapsulant 116and have upper solder balls 220 formed on a bottom surface 205 b of anupper package substrate 205.

The stack-type semiconductor package 500 g may include connection pads120 a formed on the via holes 118 and the lower encapsulant 116 andconfigured to electrically connect the lower semiconductor package 100 gand the upper semiconductor package 200 g, a metal layer pattern 120 bformed on the entire surface of the lower package substrate 105 andisolated from the connection pads 120 a, and redistribution patterns 120c configured to electrically connect the upper solder balls 220 and theconnection pads 120 a.

The connection pads 120 a, the metal layer pattern 120 b, and theredistribution patterns 120 c may be formed in the same metal layer 120.

As shown in FIG. 13, each of the redistribution patterns 120 c may beconnected to the connection pad 120 a and electrically extend theconnection pad 120 a along the redistribution pattern 120 c.

The redistribution patterns 120 may be formed on a top surface 110 b ofthe lower semiconductor chip 110. In this case, since the upper solderballs 220 may be disposed over the lower semiconductor chip 110, theupper solder balls 220 may be widely disposed on the bottom surface 205b of the upper package substrate 205.

FIG. 14 is a cross-sectional view of a stack-type semiconductor package500 h according to example embodiments of inventive concepts.

Referring to FIG. 14, the stack-type semiconductor package 500 haccording to example embodiments of inventive concepts may have the samestructure and effects as the stack-type semiconductor package 500 gshown in FIG. 12 except that connection pads 120 a are formed to fillvia holes 118.

Hereinafter, a method of fabricating a stack-type semiconductor packageaccording to example embodiments of inventive concepts will be describedwith reference to FIGS. 15A through 26.

FIGS. 15A through 19B are cross-sectional views and plan viewsillustrating a method of fabricating a stack-type semiconductor packageaccording to example embodiments of inventive concepts. FIGS. 15B, 16B,17B, 18B, and 19B are plan views of a portion of a lower packagesubstrate.

Referring to FIGS. 15A and 15B, a lower package substrate 105 includinga lower core layer 102, lower solder resist layers 104 a and 104 b, andfirst and second lower lands 106 and 108 may be prepared.

The lower package substrate 105 may be a substrate including a pluralityof lower lines, which may include a rigid PCB, a flexible PCB, or arigid-flexible PCB. The plurality of lower lines may be formed in thelower core layer 102 constituting the lower package substrate 105.

The first lower lands 106 formed on a top surface 105 a of the lowerpackage substrate 105 may be electrically insulated from one another bythe first lower solder resist layer 104 a. The second lower lands 108formed on a bottom surface 105 b of the lower package substrate 105 maybe electrically insulated from one another by the second lower solderresist layer 104 b. The first lower lands 106 may be electricallyconnected to the second lower lands 108 by the lower lines. The firstand second lower lands 106 and 108 may include copper, nickel, gold, ora solder material.

A lower semiconductor chip 110 may be mounted on the lower packagesubstrate 105 using a flip-chip technique. For example, the lowersemiconductor chip 110 may be disposed such that an active surface 110 ahaving chip pads faces a top surface 105 a of the lower packagesubstrate 105. Thereafter, the lower semiconductor chip 110 may bedirectly connected onto the lower package substrate 105 using chip bumps112 adhered to the chip pads. The chip pads formed on the active surface110 a of the lower semiconductor chip 110 may be electrically connectedto the first lower lands 106 of the first lower package substrate 100 bythe chip bumps 112 and the plurality of lower lines.

The lower semiconductor chip 110 may include a logic semiconductordevice, such as an MP, an MC, or an AP. The lower semiconductor chip 110may be an SOC in which different kinds of semiconductor devices areincluded in one semiconductor chip. The chip bump 112 may include gold(Au), silver (Ag), platinum (Pt), aluminum (Al), copper (Cu), or asolder material.

Lower solder balls 115 may be formed on the first lower lands 106 of thelower package substrate 105. The lower solder balls 115 may be formed inthe same arrangement as the first lower lands 106. A lower encapsulant116 may be formed on the lower package substrate 105 having the lowersolder balls 115 to expose a top surface 100 b of the lowersemiconductor chip 110. The lower encapsulant 116 may protect electricalconnection between the lower semiconductor chip 110 and the lowerpackage substrate 105 and be formed to surround the lower semiconductorchip 110 and the chip bumps 112. Also, the lower encapsulant 116 mayreduce stress applied to the top surface 105 a of the lower packagesubstrate 105. The lower encapsulant 116 may include an epoxy resin oran EMC.

Referring to FIGS. 16A and 16B, the lower encapsulant 116 may beselectively removed using a laser drilling process to form via holes 118exposing the surfaces of the lower solder balls 115.

The via holes 118 may be formed to expose a top surface and/or sidesurface of the lower solder ball 115 or a portion of the surface of thefirst lower solder resist layer 104 a. The lower solder ball 115 may beformed at a lower level than a top surface of the via hole 118.

Referring to FIGS. 17A and 17B, a metal layer 120 may be deposited onthe entire surface of the lower package substrate 105 having the viaholes 118 using, for example, a sputtering process. The metal layer 120may include copper, nickel, aluminum, gold, silver, or an alloy thereof.The metal layer 120 may be conformally formed on both sidewalls of thevia holes 118, exposed surfaces of the lower solder balls 115, and thelower encapsulant 116.

Referring to FIGS. 18A and 18B, the metal layer 120 may be patternedusing a laser cutting technique. As a result, connection pads 120 a maybe formed on the via holes 118 and the lower encapsulant 116, and ametal layer pattern 120 b may be formed on the entire surface of thelower package substrate 105 and isolated from the connection pads 120 a.

Each of the connection pads 120 a may be electrically connected to thelower solder ball 115 through the via hole 118. The metal layer pattern120 b may function as both a heat sink and an EMI shield layer.

A backend process may be performed on the lower package substrate 105having the connection pads 120 a and the metal layer pattern 120 b. Thebackend process may include a process of cutting the lower packagesubstrate 105 into respective unit semiconductor chips and a process offorming the external connection members 114 on a bottom surface 105 b ofthe lower package substrate 105. The external connection members 114 maybe formed in the same arrangement as the second lower lands 108. Theexternal connection members 114 may include a solder material, such assolder balls, solder bumps, or a solder paste, or a spherical metal, amesa-shaped metal, or a pin-shaped metal. The external connectionmembers 114 may be arranged as a grid type to embody a BGA package.

Thus, the lower semiconductor package 100 a including the lower packagesubstrate 105, the lower semiconductor chip 110, the lower solder balls115, the lower encapsulant 116, the connection pads 120 a, the metallayer pattern 120 b, and the external connection members 114 may becompleted. Since the lower semiconductor package 100 a is formed using alaser drilling process, the lower semiconductor package 100 a may bereferred to as a laser drill package (LDP).

Referring to FIGS. 19A and 19B, an upper semiconductor package 200 a maybe prepared.

The upper semiconductor package 200 a may include an upper packagesubstrate 205, which may have an upper core layer 202, an upper solderresist layers 204 a and 204 b, and first and second upper lands 206 and208.

A plurality of upper semiconductor chips 210 and 212 may be mounted on atop surface 205 a of the upper package substrate 205 by interposing anadhesive layer, such as a die-attach film (DAF) therebetween. Each ofthe upper semiconductor chips 210 and 212 may include a memory device.The upper semiconductor chips 210 and 212 may be electrically connectedto first upper lands 206 of the upper package substrate 205 by wires214. The wires 214 may include gold, silver, platinum, aluminum, copper,nickel, cobalt, chromium, or titanium.

An upper encapsulant 216 may be formed on the upper package substrate205 to protect active surfaces of the upper semiconductor chips 210 and212 and the wires 214. The upper encapsulant 216 may include an epoxyresin or an EMC. Upper solder balls 220 may be formed on the secondupper lands 208 disposed on a bottom surface 205 b of the upper packagesubstrate 205. The upper solder balls 220 may be laterally spaced apartfrom the lower solder balls 115 of the lower semiconductor package 100 aby a desired (and/or alternative predetermined) distance inconsideration of solder reflow during a subsequent solder joint process.

The upper semiconductor package 200 a may be vertically stacked on thelower semiconductor package 100 a, and a solder joint process may beperformed to bond the upper solder balls 220 of the upper semiconductorpackage 200 a with the connection pads 120 a of the lower semiconductorpackage 100 a. By connecting the upper solder balls 220 with theconnection pads 120 a using the solder joint process, the uppersemiconductor package 200 a may be electrically connected to the lowersemiconductor package 100 a.

As shown in FIG. 19B, each of the connection pads 120 a may be connectedto the lower solder balls 115 through the via hole 118, and be connectedto the upper solder ball 220 on the lower encapsulant 116. Thus, each ofthe connection pads 120 a may serve as an electrical path between thelower semiconductor package 100 a and the upper semiconductor package200 a.

Hereinafter, a method of fabricating a stack-type semiconductor packageaccording to example embodiments of inventive concepts will bedescribed. Here, the same descriptions as in the previous embodimentswill be omitted, and only modifications will chiefly be described.

FIGS. 20A and 20B are cross-sectional views illustrating a method offabricating a stack-type semiconductor package according to exampleembodiments of inventive concepts.

Referring to FIG. 20A, the processes described with reference to FIGS.15A and 16A may be performed on a lower package substrate 105 to form alower semiconductor chip 110, lower solder balls 115, a lowerencapsulant 116, and via holes 118 through the lower encapsulant 116 toexpose the surfaces of the lower solder balls 115.

A metal layer 120 may be deposited on the entire surface of the lowerpackage substrate 105 using, for example, a sputtering process. Themetal layer 120 may be formed on the lower encapsulant 116 to a desired(and/or alternative predetermined) thickness to fill the via holes 118.

Referring to FIG. 20B, the metal layer 120 may be patterned using alaser cutting technique to form connection pads 120 a and a metal layerpattern 120 b.

The connection pads 120 a may be formed on the via holes 118 and thelower encapsulant 116 and connected to the lower solder balls 115through the via holes 118. The metal layer pattern 120 b may be formedon the entire surface of the lower package substrate 105 and isolatedfrom the connection pads 120 a. The metal layer pattern 120 b mayfunction as both a heat sink and an EMI shield layer.

External connection members 114 may be formed on a bottom surface 105 bof the lower package substrate 105 having the connection pads 120 a andthe metal layer pattern 120 b to complete a lower semiconductor package100 b. Thereafter, the processes described with reference to FIG. 19Amay be performed. Thus, an upper semiconductor package 200 b may bevertically stacked on the lower semiconductor package 100 b, and theupper solder balls 220 of the upper semiconductor package 200 b may bebonded to the connection pads 120 a to electrically connect the lowersemiconductor package 100 b with the upper semiconductor package 200 b.

FIG. 21 is a cross-sectional view illustrating a method of fabricating astack-type semiconductor package according to example embodiments ofinventive concepts.

Referring to FIG. 21, the processes described with reference to FIGS.15A through 17A may be performed. Thus, a lower semiconductor chip 110,lower solder balls 115, a lower encapsulant 116, via holes 118, and ametal layer 120 may be formed on a lower package substrate 105.

The metal layer 120 may be conformally formed on both sidewalls of thevia holes 118, exposed surfaces of the lower solder balls 115, and thelower encapsulant 116.

The metal layer 120 may be patterned using a laser cutting technique toform connection pads 120 a, a metal layer pattern 120 b, andredistribution patterns 120 c. The connection pads 120 a may beconnected to the lower solder balls 115 through the via holes 118. Themetal layer pattern 120 b may be isolated from the connection pads 120a. Also, the redistribution patterns 120 c may be connected to theconnection pads 120 a.

Each of the connection pads 120 a may electrically extend along thecorresponding redistribution pattern 120 c. The redistribution patterns120 c may be formed on the top surface 110 b of the lower semiconductorchip 110.

External connection members 114 may be formed on a bottom surface of thelower package substrate 105 to complete a lower semiconductor package100 c. Thereafter, the processes described with reference to FIG. 19Amay be performed. Thus, an upper semiconductor package 200 c havingupper solder balls 220 disposed over the lower semiconductor chip 110may be vertically stacked on the lower semiconductor package 100 c. Asolder joint process may be performed to bond the upper solder balls 220onto the redistribution patterns 120 c so that the upper solder balls220 can be electrically connected to connection pads 120 a by theredistribution patterns 120 c. By electrically connecting the uppersolder balls 220 to the lower solder balls 115 using the connection pads120 a, the lower semiconductor package 100 c may be electricallyconnected to the upper semiconductor package 200 c.

FIG. 22 is a cross-sectional view illustrating a method of fabricating astack-type semiconductor package according to example embodiments ofinventive concepts.

Referring to FIG. 22, the processes described with reference to FIGS.15A through 17A may be performed, thereby forming a lower semiconductorchip 110, lower solder balls 115, a lower encapsulant 116, via holes118, and a metal layer 120 on a lower package substrate 105.

The metal layer 120 may be formed to a desired (and/or alternativepredetermined) thickness on the lower encapsulant 116 to fill the viaholes 118.

The metal layer 120 may be patterned using a laser cutting technique toform connection pads 120 a, a metal layer pattern 120 b, andredistribution patterns 120 c. The connection pads 120 a may beconnected to the lower solder balls 115 through the via holes 118. Themetal layer pattern 120 b may be isolated from the connection pads 120a. The redistribution patterns 120 c may be connected to the connectionpad 120 a. The metal layer pattern 120 b may be formed on the entiresurface of the lower package substrate 105, and the redistributionpatterns 120 c may be formed on a top surface 110 b of the lowersemiconductor chip 110.

External connection members 114 may be formed on a bottom surface 105 bof the lower package substrate 105 to complete a lower semiconductorpackage 100 d. Thereafter, the processes described with reference toFIG. 19A may be performed. Thus, an upper semiconductor package (referto 200 d in FIG. 8) having upper solder balls 220 disposed over thelower semiconductor chip 110 may be vertically stacked on the lowersemiconductor package 100 d. Afterwards, the upper solder balls 220 maybe bonded onto the redistribution patterns 120 c so that the lowersemiconductor package 100 d can be electrically connected to the uppersemiconductor package 200 d.

FIGS. 23A through 23C are cross-sectional views illustrating a method offabricating a stack-type semiconductor package according to exampleembodiments of inventive concepts.

Referring to FIG. 23A, a lower package substrate 105 including a lowercore layer 102, lower solder resist layers 104 a and 104 b, and firstand second lower lands 106 and 108 may be prepared.

The first lower lands 106 formed on a top surface 105 a of the lowerpackage substrate 105 may be electrically insulated from one another bythe first lower solder resist layer 104 a. The second lower lands 108formed on a bottom surface 105 b of the lower package substrate 105 maybe electrically insulated from one another by the second lower solderresist layer 104 b. The first lower lands 106 may be electricallyconnected to the second lower lands 108 by the lower lines.

A lower semiconductor chip 110 may be mounted on the lower packagesubstrate 105 using a flip-chip technique. Chip pads formed on an activesurface 110 a of the lower semiconductor chip 110 may be electricallyconnected to the first lower lands 106 of the first lower packagesubstrate 100 by chip bumps 112 and a plurality of lower lines.

A lower encapsulant 116 may be formed on the lower package substrate 105on which the lower semiconductor chip 110 is mounted, to expose a topsurface 110 b of the lower semiconductor chip 110. Thereafter, the lowerencapsulant 116 may be selectively removed using a laser drillingprocess to form via holes 118 exposing portions of the surfaces of thefirst lower lands 106.

Referring to FIG. 23B, a metal layer 120 may be deposited using, forexample, a sputtering process on the entire surface of the lower packagesubstrate 105 having the via holes 118. The metal layer 120 may beconformally formed on both sidewalls of the via holes 118, exposedsurfaces of the first lower lands 106, and the lower encapsulant 116.

Referring to FIG. 23C, the metal layer 120 may be patterned using alaser cutting technique to form connection pads 120 a and a metal layerpattern 120 b.

The connection pads 120 a may be formed on the via holes 118 and thelower encapsulant 116, and be connected to the first lower lands 106through the via holes 118. The metal layer pattern 120 b may be formedon the entire surface of the lower package substrate 105 and isolatedfrom the connection pads 120 a.

External connection members 114 may be formed on the bottom surface 105b of the lower package substrate 105 to complete a lower semiconductorpackage 100 e.

Thereafter, the processes described with reference to FIG. 19A may beperformed. Thus, an upper semiconductor package (refer to 200 e in FIG.9) may be vertically stacked on the lower semiconductor package 100 e.Thereafter, upper solder balls 220 of the upper semiconductor package200 e may be bonded to the connection pads 120 a using a solder jointprocess so that the lower semiconductor package 100 e can beelectrically connected to the upper semiconductor package 200 e.

The connection pads 120 a may be connected to first lower lands 106 ofthe lower semiconductor package 100 e through the via holes 115, and beconnected to the upper solder balls 220 of the upper semiconductorpackage 200 e on the lower encapsulant 116. Thus, each of the connectionpads 120 a may serve as an electrical path between the lowersemiconductor package 100 e and the upper semiconductor package 200 e.

FIGS. 24A and 24B are cross-sectional views illustrating a method offabricating a stack-type semiconductor package according to exampleembodiments of inventive concepts.

Referring to FIG. 24A, the processes described with reference to FIG.23A may be performed. Thus, a lower semiconductor chip 110 and a lowerencapsulant 116 may be formed on a lower package substrate 105 having atop surface 105 a on which first lower lands 106 are formed. Via holes118 may be formed through the lower encapsulant 116 to expose the firstlower lands 106.

A metal layer 120 may be deposited using, for example, a sputteringprocess on the entire surface of the lower package substrate 105. Themetal layer 120 may be formed to a desired (and/or alternativepredetermined) thickness on the lower encapsulant 116 to fill the viaholes 118.

Referring to FIG. 24B, the metal layer 120 may be patterned using alaser cutting technique to form connection pads 120 a and a metal layerpattern 120 b. The connection pads 120 a may be connected to the firstlower lands 106 through the via holes 118. The metal layer pattern 120 bmay be isolated from the connection pads 120 a.

External connection members 114 may be formed on a bottom surface 105 ofthe lower package substrate 105 to complete a lower semiconductorpackage 100 f. Thereafter, the processes described with reference toFIG. 19A may be performed. Thus, an upper semiconductor package (referto 200 f in FIG. 11) may be vertically stacked on the lowersemiconductor package 100 f. Thereafter, the connection pads 120 a maybe bonded to upper solder balls 220 so that the lower semiconductorpackage 100 f can be electrically connected to the upper semiconductorpackage 200 f.

FIG. 25 is a cross-sectional view illustrating a method of fabricating astack-type semiconductor package according to example embodiments ofinventive concepts.

Referring to FIG. 25, the processes described with reference to FIGS.23A and 23B may be performed. Thus, a lower semiconductor chip 110, alower encapsulant 116, via holes 118, and a metal layer 120 may beformed on a lower package substrate 105 having a top surface 105 a onwhich first lower lands 106 are formed. The via holes 118 may exposeportions of the surfaces of the first lower lands 106.

The metal layer 120 may be conformally formed on both sidewalls of thevia holes 118, exposed surfaces of the first lower lands 106, and thelower encapsulant 116.

The metal layer 120 may be patterned using a laser cutting technique,thereby forming connection pads 120 a, a metal layer pattern 120 b, andredistribution patterns 120 c. The connection pads 120 a may be formedon the via holes 118 and the lower encapsulant 116, and connected to thefirst lower lands 106 through the via holes 118. The metal layer pattern120 b may be formed on the entire surface of the lower package substrate105 and isolated from the connection pads 120 a. The redistributionpatterns 120 c may be connected to the connection pad 120 a and formedon a top surface of the lower semiconductor chip 110. Each of theconnection pads 120 a may electrically extend along the correspondingredistribution pattern 120 c.

External connection members 114 may be formed on a bottom surface 105 bof the lower package substrate 105 to complete a lower semiconductorpackage 100 g. Thereafter, the processes described with reference toFIG. 19A may be performed. Thus, an upper semiconductor package (referto 200 g in FIG. 12) having upper solder balls 220 disposed over thelower semiconductor chip 110 may be vertically stacked on the lowersemiconductor package 100 g.

The upper solder balls 220 may be bonded onto the redistributionpatterns 120 c using a solder joint process so that the upper solderballs 220 can be electrically connected to connection pads 120 a byredistribution patterns 120 c. The upper solder balls 220 may beelectrically connected to the lower solder balls 115 by the connectionpads 120 a so that the lower semiconductor package 100 g can beelectrically connected to the upper semiconductor package 200 g.

FIG. 26 is a cross-sectional view illustrating a method of fabricating astack-type semiconductor package according to example embodiments ofinventive concepts.

Referring to FIG. 26, the processes described with reference to FIGS.23A and 23B may be performed. Thus, a lower semiconductor chip 110, alower encapsulant 116, via holes 118, and a metal layer 120 may beformed on a lower package substrate 105 having a top surface 105 a onwhich first lower lands 106 are formed. The via holes 118 may exposeportions of the surfaces of the first lower lands 106.

The metal layer 120 may be formed to a desired (and/or alternativepredetermined) thickness on the lower encapsulant 116 to fill the viaholes 118.

The metal layer 120 may be patterned using a laser cutting technique toform connection pads 120 a, a metal layer pattern 120 b, andredistribution patterns 120 c. The connection pads 120 a may beconnected to the first lower lands 106 through the via holes 118. Themetal layer pattern 120 b may be isolated from the connection pads 120a. The redistribution patterns 120 c may electrically extend theconnection pads 120 a.

External connection members 114 may be formed on a bottom surface 105 bof the lower package substrate 105 to complete a lower semiconductorpackage 100 g. Thereafter, the processes described with reference toFIG. 19A may be performed. Thus, an upper semiconductor package (referto 200 h in FIG. 14) having upper solder balls 220 disposed over thelower semiconductor chip 110 may be vertically stacked on the lowersemiconductor package 100 h. Also, the upper solder balls 220 may bebonded onto the redistribution patterns 120 c so that the lowersemiconductor package 100 h can be electrically connected to the uppersemiconductor package 200 h by the connection pads 120 a and theredistribution patterns 120 c.

FIG. 27 is a cross-sectional view of a stack-type semiconductor packageaccording to example embodiments of inventive concepts.

Referring to FIG. 27, a stack-type semiconductor package 500 i accordingto example embodiments may be the same as the stack-type semiconductorpackage 500 f described previously with reference to FIG. 11, except forthe structure of the connection pads 120 a. As shown in FIG. 27, thestack-type semiconductor package 500 i may include plugs 170 filling thevia holes 118. The plugs 170 may include a conductive material such as ametal or metal alloy. The connection pads 120 a may be formed on theplugs 170. An upper surface of the plugs 170 may be level with an uppersurface of the lower encapsulant 116. A material of the plugs 170 may bedifferent than a material of at least one of the connection pads 120 aand the lower lands 106.

FIG. 28 is a cross-sectional view of a stack-type semiconductor packageaccording to example embodiments of inventive concepts.

Referring to FIG. 28, a stack-type semiconductor package 500 j accordingto example embodiments may be the same as the stack-type semiconductorpackage 500 h described previously with reference to FIG. 14, except forthe structure of the connection pads 120 a. As shown in FIG. 28, thestack-type semiconductor package 500 j may include plugs 170 filling thevia holes 118. The connection pads 120 a may be formed on the plugs 170.

FIG. 29 is a schematic diagram of a semiconductor module including astack-type semiconductor package according to example embodiments ofinventive concepts.

Referring to FIG. 29, a semiconductor module 1100 on which a packagestack structure is mounted, according to example embodiments ofinventive concepts, may include a module substrate 1110, a plurality ofsemiconductor devices or stack-type semiconductor packages 1120 disposedon the module substrate 1110, and module contact terminals 1130 formedin a row on one edge of the module substrate 1110 and electricallyconnected to the semiconductor devices or stack-type semiconductorpackages 1120, respectively. The stack-type semiconductor packages 1120may be one of the above-described stack-type semiconductor packagesaccording to example embodiments, described with reference to FIGS. 1-14and 27-28.

The module substrate 1110 may be a printed circuit board (PCB). Bothsurfaces of the module substrate 1110 may be used. In other words, thesemiconductor devices or stack-type semiconductor packages 1120 may bedisposed on both front and rear surfaces of the module substrate 1110.

The semiconductor module 1100 may further include an additionalcontroller or chipset configured to control the semiconductor devices orstack-type semiconductor packages 1120.

The module contact terminals 1130 may be formed of a metal and haveoxidation resistance. The module contact terminals 1130 may be variouslyset according to standard protocols of the semiconductor module 1110.

FIG. 30 is a schematic block diagram of an electronic circuit board 1200including a stack-type semiconductor package according to exampleembodiments of inventive concepts.

Referring to FIG. 30, the electronic circuit board 1200 according toexample embodiments of inventive concepts may include a microprocessor(MP) 1220 disposed on a circuit board 1210, a main storage circuit 1230and a supplementary storage circuit 1240 configured to communicate withthe MP 1220, an input signal processing circuit 1250 configured totransmit commands to the MP 1220, an output signal processing circuit1260 configured to receive commands from the MP 1220, and acommunication signal processing circuit 1270 configured to transmit andreceive electric signals to and from other circuit boards. In FIG. 30,arrows may be referred to as paths through which signals may betransmitted.

The MP 1220 may receive and process various electric signals, outputprocessing results, and control other components of the electroniccircuit board 1200. The MP 1220 may be interpreted as, for example, acentral processing unit (CPU) and/or a main control unit (MCU).

The main storage circuit 1230 may temporarily store data always orfrequently required by the MP 1220 or data to be processed or alreadyprocessed data. Since the main storage circuit 1230 needs a highresponse speed, the main storage circuit 1230 may include asemiconductor memory device. More specifically, the main storage circuit1230 may be a semiconductor memory device called a cache or include astatic random access memory (SRAM), a dynamic RAM (DRAM), a resistiveRAM (RRAM), applied semiconductor memory devices thereof (e.g., anutilized RAM, a ferroelectric RAM (FRAM), a fast-cycle RAM, aphase-changeable RAM (PRAM), and a magnetic RAM (MRAM)) and othersemiconductor memory devices. The semiconductor device may be includedin one of the above-described stack-type semiconductor packagesaccording to example embodiments of inventive concepts, described withreference to FIGS. 1-14 and 27-28. Also, the main storage circuit 1230may include a volatile or nonvolatile random access memory device. Inexample embodiments, the main storage circuit 1230 may include asemiconductor module 1100 having stack-type semiconductor packagesaccording to example embodiments of inventive concepts.

The supplementary storage circuit 1240 may be a mass storage device,which may be a nonvolatile semiconductor memory, such as a flash memory,or a hard disc drive (HDD) using a magnetic field. Alternatively, thesupplementary storage circuit 1240 may be a compact disc drive (CDD)using light. The supplementary storage circuit 1240 may be used to storea larger amount of data at lower speed as compared with the main storagecircuit 1230. The supplementary storage circuit 1240 may include asemiconductor module 1100 having stack-type semiconductor packagesaccording to example embodiments of inventive concepts.

The input signal processing circuit 1250 may change an external commandinto an electric signal or transmit an external electric signal to theMP 1220. The external command or electric signal may be an operationcommand, an electric signal to be processed, or data to be stored. Theinput signal processing circuit 1250 may be a terminal signal processingcircuit configured to process signals transmitted from, for example, akeyboard, a mouse, a touch pad, an image recognition apparatus, orvarious sensors, an image signal processing circuit configured toprocess an image signal input by a scanner or a camera, various sensors,or an input signal interface. The input signal processing circuit 1250may include a semiconductor module 1100 having stack-type semiconductorpackages according to example embodiments of inventive concepts.

The output signal processing circuit 1260 may be a component configuredto externally transmit an electric signal processed by the MP 1220. Forinstance, the output signal processing circuit 1260 may be a graphiccard, an image processor, an optical converter, a beam panel card, or amultifunctional interface circuit. The output signal processing circuit1260 may include a semiconductor module 1100 having stack-typesemiconductor packages according to example embodiments of inventiveconcepts.

The communication circuit 1270 may be a component configured to directlytransmit and receive electric signals to and from another electronicsystem or another circuit substrate without passing through the inputsignal processing circuit 1250 or the output signal processing circuit1260. For example, the communication circuit 1270 may be a modem, alocal area network (LAN) card, or various interface circuits of apersonal computer (PC) system. The communication circuit 1270 mayinclude a semiconductor module 1100 having stack-type semiconductorpackages according to example embodiments of inventive concepts.

FIG. 31 is a schematic block diagram of an electronic system 1300including a semiconductor module having stack-type semiconductorpackages according to example embodiments of inventive concepts.

Referring to FIG. 31, the electronic system 1300 according to exampleembodiments of inventive concepts may include a control unit 1310, aninput unit 1320, an output unit 1330, and a storage unit 1340 andfurther include a communication unit 1350 and/or another operation unit1360.

The control unit 1310 may generally control the electronic system 1300and respective units. The control unit 1310 may be interpreted as a CPUand/or an MCU and include the electronic circuit board 1200 according toexample embodiments of inventive concepts. Also, the control unit 1310may include a semiconductor module 1100 having stack-type semiconductorpackages according to example embodiments of inventive concepts.

The input unit 1320 may transmit electrical command signals to thecontrol unit 1310. The input unit 1320 may be an image recognition unit,such as a keyboard, a keypad, a mouse, a touch pad, or a scanner, orvarious input sensors. The input unit 1320 may include a semiconductormodule 1100 having stack-type semiconductor packages according toexample embodiments of inventive concepts.

The output unit 1330 may receive electric command signals from thecontrol unit 1310 and output processing results of the electronic system1300. The output unit 1330 may be a monitor, a printer, a beam radiator,or various mechanical apparatuses. The output unit 1330 may include asemiconductor module 1100 having stack-type semiconductor packagesaccording to example embodiments of inventive concepts.

The storage unit 1340 may be a component configured to temporarily orpermanently store electric signals already processed or to be processedby the control unit 1310. The storage unit 1340 may be physically andelectrically connected or combined with the control unit 1310. Thestorage unit 1340 may be a semiconductor memory, a magnetic storagedevice such as a hard disk, an optical storage device such as a compactdisc (CD), or a server having other data storage functions. Furthermore,the storage unit 1340 may include a semiconductor module 1100 havingstack-type semiconductor packages according to example embodiments ofinventive concepts.

The communication unit 1350 may receive electric command signals fromthe control unit 1310 and transmit and receive electric signals to andfrom another electronic system. The communication unit 1350 may be amodem, a wired transceiving device such as a LAN card, a wirelesstransceiving device such as a wireless broadband (WiBro) interface, oran infrared (IR) port. In addition, the communication unit 1350 mayinclude a semiconductor module 1100 having stack-type semiconductorpackages according to example embodiments of inventive concepts.

The operation unit 1360 may perform physical or mechanical operations inresponse to commands of the control unit 1310. For example, theoperation unit 1360 may be a component configured to perform mechanicaloperations, such as a plotter, an indicator, or an up/down operator. Theelectronic system 1300 according to example embodiments of inventiveconcepts may be a computer, a network server, a networking printer orscanner, a wireless controller, a mobile communication terminal, anexchanger, or an electronic product capable of other programmedoperations.

According to example embodiments of inventive concepts, connection padsconfigured to electrically connect a lower semiconductor package and anupper semiconductor package can be formed on a top surface of a lowerencapsulant formed on a lower package substrate.

Each of the connection pads can be electrically connected to a lowersolder ball of the lower package substrate through a via hole formed inthe lower encapsulant, and be electrically connected to an upper solderball of the upper package substrate on the lower encapsulant. Since eachof the connection pads serves as an electrical path between the uppersemiconductor package and a lower semiconductor package, a stack-typesemiconductor package having a fine ball pitch can be embodied.

A metal layer pattern formed on the entire surface of the lower packagesubstrate apart from the connection pads can function as a heat sinkconfigured to dissipate heat generated by a lower semiconductor chip.Thus, a stack-type semiconductor package having excellent heat radiationcharacteristics can be embodied. Furthermore, since the metal layerpattern can function as an EMI shield layer, the reliability anddurability of the stack-type semiconductor package can be improved.

The foregoing is illustrative of embodiments and is not to be construedas limiting thereof.

While some example embodiments have been particularly shown anddescribed, it will be understood by one of ordinary skill in the artthat variations in form and detail may be made therein without departingfrom the spirit and scope of the claims.

What is claimed is:
 1. A stack-type semiconductor package comprising: alower semiconductor package including a lower package substrate, a lowersemiconductor chip on a top surface of the lower package substrate,lower solder balls on the top surface of the lower package substrate ina vicinity of the lower semiconductor chip, and an encapsulant on thetop surface of the lower package substrate, the encapsulant defining viaholes that expose the lower solder balls; an upper semiconductor packageon the encapsulant, the upper semiconductor package including uppersolder balls connected to a bottom surface of the upper semiconductorpackage; connection pads on the via holes and the encapsulant, theconnection pads electrically connecting the lower semiconductor packageto the upper semiconductor package; and a metal layer pattern betweenthe lower package substrate and the upper semiconductor package, themetal layer pattern surrounding the connection pads and being isolatedfrom the connection pads.
 2. The package of claim 1, wherein a samemetal layer defines the metal layer pattern and the connection pads. 3.The package of claim 1, wherein the connection pads are electricallyconnected to the lower solder balls through the via holes, and theconnection pads are electrically connected to the upper solder balls onthe encapsulant.
 4. The package of claim 1, wherein each one of theconnection pads conformally covers both sidewalls of a corresponding oneof the via holes, exposed surfaces of a corresponding one of the lowersolder balls, and the encapsulant.
 5. The package of claim 1, whereineach one of the connection pads fills a corresponding one of the viaholes.
 6. The package of claim 1, wherein in a plan view, each of theconnection pads has an area covering a corresponding one of the lowersolder balls and a corresponding one of the upper solder balls.
 7. Thepackage of claim 1, further comprising: redistribution patternselectrically connected to the upper solder balls and the connectionpads, wherein the redistribution patterns and the connection pads aredefined from a same metal layer.
 8. The package of claim 7, wherein theredistribution patterns are on top of the lower semiconductor chip. 9.The package of claim 8, wherein the upper solder balls are on the lowersemiconductor chip.
 10. A stack-type semiconductor package comprising: alower semiconductor package including a lower package substrate, lowerlands on a top surface on the lower package substrate, a lowersemiconductor chip on the top surface of the lower package substrate,and an encapsulant on the top surface of the lower package substrate,the encapsulant defining via holes that expose the lower lands; an uppersemiconductor package on the encapsulant, the upper semiconductorpackage including upper solder balls connected to a bottom surface ofthe upper semiconductor package; connection pads on the via holes andthe encapsulant, the connection pads electrically connect the lowersemiconductor package to the upper semiconductor package; and a metallayer pattern between the lower package substrate and the uppersemiconductor package, the metal layer pattern surrounding theconnection pads and being isolated from the connection pads.
 11. Thepackage of claim 10, wherein the connection pads are electricallyconnected to the lower lands through the via holes, and the connectionpads are electrically connected to the upper solder balls on theencapsulant.
 12. The package of claim 10, wherein a same metal layerdefines the metal layer pattern and the connection pads.
 13. The packageof claim 10, wherein in a plan view, each of the connection pads has anarea covering a corresponding an exposed surface of a corresponding oneof the lower lands and a corresponding one of the upper solder balls.14. The package of claim 10, further comprising: redistribution patternselectrically connecting the upper solder balls, to the connection pads,wherein a same metal layer defines the redistribution patterns and theconnection pads.
 15. The package of claim 14, wherein the redistributionpatterns are on a top surface of the lower semiconductor chip, and theupper solder balls are on the lower semiconductor chip.
 16. A stack-typesemiconductor package comprising: a lower package substrate; lower landson the lower package substrate, the lower lands surrounding a portion ofthe lower package substrate; a lower semiconductor chip on the portionof the lower package substrate; an encapsulant on the lower packagesubstrate, the encapsulant surrounding the lower semiconductor chip anddefining via holes that expose the lower lands; a metal layer pattern onthe encapsulant over at least part of the portion of the lower packagesubstrate; an upper semiconductor package on the lower packagesubstrate, the upper semiconductor package including upper solder ballsconnected to a bottom surface of the upper semiconductor package; andconnection pads electrically isolated from the metal layer pattern, themetal layer pattern surrounding the connection pads, the connection padsbeing electrically connected through the via holes to the lower lands,respectively, and the connection pads being electrically connected tothe upper solder balls, respectively.
 17. The package of claim 16,further comprising: lower solder balls in the via holes between theconnection pads and the lower lands, respectively, wherein each one ofthe upper solder balls is electrically connected to a corresponding oneof the lower lands through a corresponding one of the connection padsand a corresponding one of the lower solder balls.
 18. The package ofclaim 16, further comprising: a metal redistribution pattern on thelower semiconductor chip, wherein the upper solder balls are on themetal redistribution pattern and electrically connected to the metalredistribution pattern, the metal redistribution pattern is surroundedby the metal layer pattern and electrically isolated from the metallayer pattern, and the metal redistribution pattern electrically connecteach one of the upper solder balls to a corresponding one of theconnection pads.
 19. The package of claim 16, wherein each one of theconnection pads is directly connected to a corresponding one of thelower lands.
 20. The package of claim 16, wherein a same metal layer ona top surface of the encapsulant defines the metal layer pattern and theconnection pads.